Abstract-A dual-gate graphene field-effect transistor is presented, which shows improved radio-frequency (RF) performance by reducing the access resistance using electrostatic doping. With a carrier mobility of 2700 cm 2 /V · s, a cutoff frequency of 50 GHz is demonstrated in a 350-nm-gate-length device. This f T value is the highest frequency reported to date for any graphene transistor, and it also exceeds that of Si MOS field-effect transistors at the same gate length, illustrating the potential of graphene for RF applications.
Dual-Gate Graphene FETs With f T of 50 GHz I. INTRODUCTION

G
RAPHENE is a monolayer of carbon atoms in a honeycomb lattice, which has attracted considerable attention over the last few years due to its unique electronic properties [1] . With a high saturation velocity (5.5 × 10 7 cm/s) [2] , graphene is considered a very promising candidate for millimeter-wave applications. In addition, the ultrathin body thickness of graphene offers ideal 2-D electrostatics for the ultimately scaled down device. Recently, cutoff frequencies in the gigahertz regime have been demonstrated in top-gated graphene transistors built on exfoliated single-layer graphene sheets [3] , [4] and few-layer graphene grown on SiC substrates [5] . It was found that, in top-gated graphene field-effect transistors (FETs), the radio-frequency (RF) performance was primarily limited by the mobility degradation of graphene after oxide deposition [3] , [6] . Recently, Kim et al. [7] have reported progress in enhancing the carrier mobility in top-gated graphene FETs (GFETs) by using a thin layer of naturally oxidized Al 2 O 3 as the nucleation layer for the deposition of high-k gate dielectrics. Another important factor that strongly affects the overall RF performance of graphene transistors is the access resistance between the source/drain contacts and the gated graphene channel. The access regions are required to minimize the capacitance between the gate and source/drain electrodes in a top-gated FET structure. However, because this access region consists of only a monolayer of ungated graphene, the sheet resistance is much higher than that of heavily doped Si used in conventional MOSFETs and is comparable to the resistance of the gated graphene channel. Access resistance becomes particularly important when the gate length shrinks, and it may hinder further improvement of RF performance with the downscaling of gate length in graphene transistors. This letter describes the use of a dual-gate GFET to investigate the impact of access resistance on RF performance. In this structure, the access resistance of the graphene transistor is modulated by the back gate through electrostatic doping. By varying the back-gate voltage, the access resistance is reduced by more than half, leading to a fourfold increase of transconductance in a 350-nm-gate GFET. Combined with a carrier mobility of 2700 cm 2 /V · s enabled by an improved oxide deposition process, a cutoff frequency of 50 GHz in the dual-gate GFET is achieved.
II. DEVICE FABRICATION
The device structure of the dual-gate GFET is shown in Fig. 1(a) . Single-layer graphene was deposited by mechanical exfoliation on high-resistivity Si substrates (> 10 kΩ · cm) covered with 300-nm-thick thermal oxide. The source and drain electrodes made of Pd/Au metals (20 nm/40 nm thick) were fabricated by e-beam lithography and liftoff. The oxide deposition process described in [7] was adopted here to form a layer of 12-nm-thick Al 2 O 3 by atomic layer deposition (ALD) as the top-gate dielectric. Fig. 1(c) shows that the device transfer characteristics were not appreciably degraded after this dielectric process. Finally, the Pd/Au (20-nm/40-nm) metal stack was deposited as the top-gate electrode. Fig. 1(b) shows the SEM image of the double-channel graphene transistor with a gate length of L g = 350 nm. The width of each channel is 27 μm, and the spacing between the top-gate electrode and the source/drain contacts is 300 nm. 
III. RESULTS AND DISCUSSION
A Si substrate is used as the global back gate, while the top gate serves as the main gate terminal for regular FET operations. Fig. 2(a) shows the transfer characteristics of the GFET at different back-gate voltages V BG . At V BG = 0 V, the GFET exhibits ambipolar transfer characteristics with a current minimum at V TG = 0.7 V. This ambipolar transport reflects the gapless nature of the graphene band structure. The current minimum corresponds to the Dirac point, where the total carrier density of electrons and holes in the graphene channel becomes minimal. Dirac voltage V DRC , defined as the top-gate voltage at the Dirac point, is linearly dependent on V BG , as shown in Fig. 2(b) , and the slope (ΔV BG /ΔV DRC ∼ = 35) can be used to determine the capacitance C TG of the top-gate dielectrics. Using the back-gate capacitance value of C BG = 11.6 nF/cm 2 , C TG is estimated to be 0.40 μF/cm 2 . In Fig. 2(a) , the current at the Dirac point decreases with increasing V BG , indicating an increasing series resistance with V BG . This is because the back gate not only shifts the threshold voltage of the graphene transistor but also modulates the graphene that is not covered by the top gate. This additional resistance is analogous to the access resistance in conventional Si MOSFETs. The total resistance of the graphene device (R T ) is modeled as the sum of an ideal graphene channel resistance modulated by the top gate and a series resistance R S [2] , [7] , and R T is given by
where μ is the field-effect mobility and n 0 is the minimum sheet carrier density determined by disorder and thermal excitation. C tot is the total top-gate capacitance given by C −1 and a field-effect mobility μ ∼ 2700 cm 2 /V · s, both independent of V BG , was obtained for the graphene channel using the extraction method described in [2] and [7] . In the following, we show that, while the mobility remains constant as V BG varies, the device performance can be improved by optimizing other device parameters. Fig. 2(b) shows the extracted series resistance R S of the graphene device as a function of V BG , where R S increases with increasing V BG up to 40 V. This V BG gate dependence of R S due to ungated graphene is consistent with the trend shown in Fig. 1(c) . It is noted that R S also includes the contact resistance between graphene and metal electrodes. To achieve the optimal RF performance in dual-gate graphene transistors, it is necessary to bias V BG properly so that R S is at its minimum. Fig. 2(c) shows the transconductance g m of the graphene device at different back-gate voltages. The impact of series resistance on device performance is evident, as can be seen in the increasing peak values of the p-branch g m when V BG decreases from 40 to −40 V. At V BG = −40 V and V TG = 1.5 V, the GFET reaches a peak g m of −0.22 mS/μm. It is noted that, while the series resistance is reduced by roughly half from V BG = 40 to −40 V, the peak p-type g m is enhanced by four times, changing from −0.05 to −0.22 mS/μm. The output characteristics at V BG = −40 V are shown in Fig. 2(d) .
To assess the RF characteristics of the GFET, on-chip microwave measurements were carried out up to 30 GHz. The measured S-parameters were de-embedded using specific "short" and "open" structures with identical layouts, excluding the graphene channel, to remove the effects of parasitic capacitance and resistance associated with the pads and connections. The use of high-resistivity Si substrates allows for a dc backgate bias while, at the same time, enabling RF operation without significant signal loss. Based on the results in Fig. 2(c) , V BG was kept at −40 V in order to achieve the highest RF performance in the dual-gate GFET. Fig. 3(a) shows the current gain |h 21 | from the measured S-parameters at V TG = 1.6 V and a drain bias V DS = 0.8 V, yielding a cutoff frequency f T of 50 GHz. The de-embedded current gain |h 21 | exhibits the −20-dB/dec frequency dependence, as expected for a wellbehaved FET. This f T value is the highest frequency reported to date for any graphene transistor, and it also exceeds that of Si MOSFETs (∼25 GHz) at the same gate length of 350 nm [8] . Fig. 3(b) shows the peak g m of p-type GFETs as a function of the series resistance modulated by V BG . The well-known relation f T = g m /(2πC) established for conventional FETs has recently been demonstrated to be also valid for graphene devices [3] . Based on the measured f T of 50 GHz for g m = 0.22 mS, the right axis of Fig. 3(b) shows the projected f T as a function of R S , illustrating a fourfold improvement in f T as R S decreases from 110 to 50 Ω.
IV. CONCLUSION
A dual-gate graphene transistor has been fabricated, showing improved RF performance by optimizing the series resistance. A cutoff frequency of 50 GHz has been demonstrated for a gate length of 350 nm. This value exceeds that of Si MOSFETs at the same gate length, illustrating the potential of graphene for RF applications. In addition, while a global back gate has been used here to optimize the access resistance in a dual-get GFET, the results can be generalized to other GFET structures. It is expected that similar performance enhancement can be achieved through other techniques, such as local bottom gates or selective doping [9] , to modulate the resistance in the access regions.
